I. INTRODUCTION
H IGH-PERFORMANCE high-frequency filters are required for several applications such as read/write channels for hard-disk drives, intermediate-frequency (IF) filtering for high-speed communication systems, and adaptive systems [1] - [13] . The core of these systems is the operational transconductance amplifier (OTA). Although few high-frequency realizations are based on bipolar devices [1] , [5] - [9] , [11] , most of the implementations use pure CMOS technologies. The small-signal transconductance of CMOS devices, unlike bipolar devices, increases with both current and gate dimensions, and usually for high-frequency applications the resulting circuits require high power consumption and huge transistor dimensions that increase the parasitic capacitors. The design is even more complex due to the additional circuitry used for the linearization of the OTA [1] - [3] , [5] - [13] and tuning.
In this paper, a linear OTA based on complementary differential pairs is used. For a fixed amount of power, the small-signal transconductance of the proposed OTA is boosted by 60%, which allow us to relax both power consumption and transistor dimensions. The OTA third-harmonic distortion is less than 50 dB for input signals up to 500 mV ; due to the reduced number of transistors used, the noise components are minimized. The OTA dynamic range is greater than 58 dB. The OTA is used for the design of a seventh-order low-pass filter with a cutoff frequency of 200 MHz in a 0.35-m CMOS technology. The linear phase filter is based on the well-known cascading connection of three biquads and a single pole stage. The OTA small-signal transconductance is around 1 mS and the smaller capacitor is 0.4 pF. The filter deviations are corrected through a simple automatic tuning system based on power comparison; employing the proposed scheme, the filter's cutoff frequency can be controlled in the range of 150-250 MHz with a maximum deviation of 5%. The filter phase is linear up to 300 MHz (1.5 times the 3-dB frequency) with a group delay ripple below 500 ps. Both second-and third-harmonic distortion components are below 44 dB for differential input signals up to 500 mV ; the third intermodulation distortions measured around 200 MHz are less than 40 dB for an input signal composed by two tones of 3 dBm each. The power consumption of the whole filter, including the automatic tuning system, is only 60 mW.
The design of the OTA is discussed in Section II. An efficient common-mode feedback (CMFB) scheme suitable for high-frequency applications is introduced in Section III; it is shown that the common-mode stability can easily be guaranteed using the proposed approach. A very simple automatic tuning scheme is used; it is described in Section IV. Experimental results for both OTA and filter are given in Section V, and some conclusions are addressed in Section VI.
II. OTA
Large transconductances are needed for the implementation of high-frequency filters. The implementation of large transconductances requires the use of wider transistors and large tail currents. The use of small transistor lengths pushes the parasitic poles to higher frequencies, but the OTA dc gain is reduced and mobility degradation effects become more severe. On the other hand, the use of large drain currents reduces even further the transistor dc gain and increases the power consumption. Another important design aspect is the effect of the OTA excess phase at the filter cutoff frequency, usually determined by the OTA output resistance and the parasitic poles and zeros. Very often, large gate-source voltages are required in order to improve OTA linearity, but the supply voltages limit this benefit especially for low-voltage applications. The linearity of the voltage-to-current transducer can be improved employing source degeneration techniques, as shown in Fig. 1(a) [2] , [3] , [5] - [8] , [10] , [12] , [13] . The OTA small-signal transconductance is tuned by adjusting the gate voltage of transistor , which operates in triode region. For large source degeneration factors, the OTA transconductance is determined by the small-signal conductance of ; in this case, however, must be much greater than the desired OTA transconductance. The frequency response of this OTA is very good due to the absence of low-frequency parasitic poles. The OTA output resistance and the zero created at the source of dominate the phase errors. The high-frequency right half-plane zero due to the gate-drain capacitances of the drivers introduces negative excess phase. A major drawback of this topology is its limited dc gain. Cascode output stages improve the dc gain but introduce one parasitic pole at the cascode node, as shown in Fig. 1(b) . As a result, the negative excess phase at high frequencies increases. Noise increases as well, due to both additional transistors employed and large transconductance of transistors . Notice that the overall current consumption is 2 and 4 for the single-stage and folded-cascode OTA, respectively.
In this paper, the following quadraticequation is used: (1) where and are the mobility of the carriers in the channel and the gate-source capacitance per square, respectively. is the saturation voltage ( ), and and are the width and length of the transistor gate, respectively. For the structures shown in Fig. 1(a) and (b), the OTA small-signal transconductance is approximately given by [12] (2) where is the small-signal transconductance of transistor . is the degeneration factor, and is the small-signal conductance of . Although (2) is obtained using a simple transistor model, it is very useful for the design of OTAs with harmonic distortion figures in the range of 40 to 50 dB [12] . It has been shown in [12] that the mobility degradation effects introduce nonlinearities below 55 dB; these effects are not considered in the previous expressions. It is worth mentioning that for lower distortion applications, second-order effects such as mobility degradation, body effects, nonlinear transistor output resistance, and nonlinear capacitors must be considered as well.
According to (2) , the input signal-dependent factor is the main source of OTA nonlinearities, and it can be reduced if the product is increased. For the circuits shown in Fig. 1 , is limited by the input signal swing , and , as follows:
where is the input signal common-mode level, and is the peak value of the ac input signal. Typical saturation voltages are around 200-300 mV. It can be shown that for harmonic distortion components below 50 dB, the product must be greater than 3 , and is typically around 3-4 times greater than the OTA transconductance. This limitation is especially critical for high-frequency applications where very large transconductances are required; to alleviate this problem, BiCMOS transconductors are often used [1] , [5] - [8] . For CMOS solutions, efficient OTAs with reduced bias currents are required in order to increase the OTA output resistance, and to reduce both power consumption and parasitic poles. It is well known that high dc gain OTAs are required for highfilters, but low-filters ( ) are less sensitive to phase errors, and the OTA dc gain can be as low as 30 dB. Hence, single-stage OTAs might be used for low-applications. These structures are simpler, and due to the absence of parasitic poles they operate properly at high frequencies. An efficient solution for single-stage OTAs using complementary differential pairs was proposed in [14] ; it was shown that this approach leads to high-frequency and low-power structures.
The proposed structure also uses complementary differential pairs, as shown in Fig. 2 . Both differential pairs employ the same bias current, hence, the power consumption is not increased but the transconductance increases due to the action of the two linearized differential pairs. The differential output current has two components, one from the N-type differential pair and another one due to the P-type section.
Using a first-order transistor model and neglecting the mobility degradation and output resistance effects, the OTA transconductance is given by (4) The source degeneration factors and are defined as follows: (4), the OTA small-signal transconductance becomes (6) The OTA single-ended output conductance can be approximated as , where and are the output resistance of and , respectively. For minimum dimension transistors and bias current of 400 A, the OTA dc gain is around 33 dB.
Because the symmetry of the fully differential OTA, the evenorder harmonic components are ideally zero and the total harmonic distortion (THD) is mainly determined by the third-harmonic distortion component (HD3). From (4), HD3 is given by (7) where (8) For the design of low-distortion OTAs, two approaches can be followed. The saturation voltage of both differential pairs, and , can be made equal. The degeneration factors and can be made equal as well. This approach provides good linearity, since the saturation voltages of both differential pairs can be maximized. The conditions and can only be achieved if , which is around 3 for the technology used. This drawback is especially important for high-frequency applications since large dimensions are required for the P drivers, leading to large parasitic capacitors. For this option, the overall transconductance is given by . A second approach uses the same dimensions for both differential pairs with ; the overall small-signal transconductance is then given by . Under these conditions is around 1.6 ; therefore, the harmonic distortion components are dominated by the nonlinearities of the N-type differential pair. For our application, the peak value of the input signal is 200 mV , hence, a good design tradeoff is to set mV, and mV. Therefore, for , the third-harmonic distortion component is less than 50 dB for maximum input signal. This approach was followed for the filter's design; transistor dimensions and bias currents are given in Table I . It is worth to mention that the tuning voltage might reduce the linear range of the OTA; the adjustment of the gate voltage changes the value of the degeneration factors. If is fixed, for a tuning range of 30%, must be varied by almost 100%. This variation increases the nonlinearities by around 3 dB.
III. CMFB
The source degeneration transistor of the N-type differential pair has been split into two transistors to take advantage of the common-mode voltage (see Fig. 2 ). The CMFB is arranged exploiting the direct connection of the OTAs, as shown in Fig. 3 . The open-loop transfer function of the CMFB is given by (9) where is the small-signal transconductance of transistors , and is the OTA single-ended output resistance for common-mode signals. Usually, is quite small, hence, the dominant pole and the gain-bandwidth (GBW) product for the common-mode loop are given by and , respectively. There are two nondominant poles and both could be very close each other; to ensure the stability of the CMFB loop, it is necessary to satisfy the following conditions:
For low-frequency applications, these conditions can be easily satisfied, but this is not the case for high-frequency applications wherein the parasitic capacitors are comparable with . Since the load capacitor is determined by the differential-mode OTA requirements, the only common-mode variable that could be adjusted is . Decreasing its value, the common-mode stability can be guaranteed, but this approach leads to large offset voltages as well as limited rejection to high-frequency common-mode noise. Increasing increases the common-mode loop bandwidth, but potential stability issues might appear.
The design of the CMFB is complex because it is difficult to place the nondominant poles beyond the GBW product of the CMFB loop without paying the price of limited phase margin. In order to overcome this tradeoff, a modified CMFB loop is proposed; the circuit is shown in Fig. 4 . In this scheme, the load capacitors are connected to the diode-connected transistors, providing a shorter path for high-frequency signals. In order to get some insight in the behavior of the circuit, let us assume that the parasitic pole at 2 can be ignored. The common-mode open loop gain becomes (11) The frequency of the second zero, , is very close to . The high-frequency left half-plane zeros provide phase compensation and improve the stability of the CMFB. These effects are evident from the simulations shown in Fig. 5 . For those simulations, a large inductor is placed between and in order to open the loop for ac signals, and the common-mode test signal is applied at the terminal . Notice that increasing , both the low frequency pole and the gain-bandwidth product increase, while the frequency of the nondominant poles is reduced, as shown in Fig. 5(a) . The phase margin, however, is improved due to ; this effect is shown in Fig. 5(b) . The phase margin for the typical CMFB scheme and the proposed scheme are around 35 and greater than 50 , respectively.
IV. AUTOMATIC TUNING SYSTEM
Typically, linear phase filters require low-sections, and in most of the cases -tuning schemes are not required. It is well known that low-filters are less sensitive to component tolerances and temperature variations. The automatic frequency- tuning scheme used in this application is shown in Fig. 6 . The integrator's unity-gain frequency is given by (15) where is the overall OTA small-signal transconductance. By applying a reference signal , the integrator output voltage becomes (16) The integrator's output is proportional to the ratio of the unity-gain frequency to the reference frequency. Hence, comparing the amplitude of the integrator's output and the reference signal, the integrator unity gain frequency can be locked to the reference frequency. The voltage comparator can be realized using two peak detectors and a low-pass filter; low dc-offset circuitry is required for this approach since the tuning scheme is sensitive to dc-offset voltages. The approach used here is based on the comparison of the mean squared values. Squaring and and applying well-known trigonometrical identities, the following expressions can be obtained:
After filtering out the high-frequency components, the dc levels are compared to obtain the correction error. This error is used to adjust by tuning through the gate voltage of the triode-biased transistors, node in Fig. 2 . The node was connected to a fixed voltage of 0.35 V. Using a noncritical external capacitor of 1 nF, the high-frequency signals are rejected. If the control-loop dc gain is large enough, under steady-state conditions the error is close to zero and is tuned to the reference frequency. An additional CMFB circuit reduces the OTA common-mode dc offset. The squarer is based on transistors operating in saturation region [15] . The circuit uses two nonsymmetrical differential pairs. The transconductance gain of is greater than that of . Transistors are acting as source followers and transistors does the squaring operation due to the quadratic law of the drain current of a MOS transistor biased in saturation region. It can be shown that if the amplitude of the input signal is less than the saturation voltage of ; the output current becomes
Since the squarer output signal is current, a simple current mirror is used to carry out the above-mentioned current comparison. The resulting current is low-pass filtered by the external capacitor and used to tune the OTA and the slave filter. The structure is compact and allows us to control the filter cutoff frequency within an error below to 5%. The accuracy of the tuning system is limited by the OTA differential offsets, offset currents due to the voltage squarers and current comparison circuitry, finite dc gain of the control loop, and mismatches between the master and slave circuits.
V. EXPERIMENTAL RESULTS
The previously discussed techniques have been used for the design of a seventh-order linear phase filter with 3-dB frequency of 200 MHz. The filter is based on the cascade of three biquadratic filters and a first-order section. The cutoff frequency and quality factor for each section are shown in Fig. 7 . The same transconductance is used for all sections; the cutoff frequency of each section was fixed by setting the proper capacitor value. Due to the small transistor dimensions required by the OTA (see Table I ), the parasitic node capacitors were found to be around 150 fF for the worst case, hence, the smaller capacitor was set at 0.4 pF. The transconductance of the OTAs used as resistors, OTAR in Fig. 7 , is adjusted by scaling both tail current and transistor dimensions in order to have the same saturation voltage. Instead of using one CMFB circuit per OTA, we employed one CMFB per node. The power consumption of one CMFB is equal to the OTA power consumption, around 2.4 mW. For the overall filter, we used 14 OTAs and seven CMFB circuits. The OTA and the filter have been fabricated in the TSMC 0.35-m process through the MOSIS service. The chip microphotograph is shown in Fig. 8 ; the filter active area is only 900 m 200 m.
The OTA power consumption, without CMFB, is 2.4 mW; the power-supply voltages used are 1.5 V. The OTA was terminated with a 50-matching impedance network. Experimental results for the OTA have shown a THD below 45 dB for a single tone of 500 mV at 30 MHz. As can be seen in Fig. 9 , the third intermodulation distortion measured around 200 MHz is less than 42 dB for twin tones of 0-dBm each. Noise is mainly dominated by the contributions of transistors , , and (see Fig. 2 ). The overall OTA input-referred spectral noise density is around 42 10 V /Hz. The noise contributions are as follows: transistors and , 42% transistors and , 24% current sources ( and ), 34%. It is very difficult to reduce the noise contributions of the current sources and because large transconductances are required due to the low supply voltages.
For the filter characterization, a balun and an impedance matching network were used at the input. Since the filter is for broad-band applications, 50-terminations were used instead of RLC matching networks. The output buffer was implemented by using a similar OTA, delivering current into a 200-resistor (used to fix the dc output level) and the 50-impedance of the spectrum analyzer, leading to an effective output impedance of 40 . The attenuation factor due to the buffer, single-ended output, was around 35 dB.
The magnitude response for the linear phase filter is shown in Fig. 10 . The 3-dB frequency is around 200 MHz, as expected. The automatic tuning system is able to control the 3-dB frequency in the range of 160-220 MHz, with the control voltage changing from 0 to 1.2 V. The filter phase response is fairly linear up to 300 MHz; the group delay is shown in Fig. 11 . The group delay ripple below 20 MHz is mainly due to the baluns and matching networks. This plot was taking without any averaging; taking the average of 50 samples, the ripple is less than 500 ps up to 340 MHz. Monte Carlo simulations for the filter, including process parameter variations of 20% and transistor mismatches of 2%, have shown that the groupdelay ripple increases by 3%-4% [16] . The third intermodulation (IM3) distortions measured around 200 MHz are 40 dB for twin tones of 3 dBm each; the experimental results are shown in Fig. 12 . For the standalone OTA, the IM3 is, as designed, around 40 dB (see Fig. 9 ) for 0-dBm tones. For the filter, however, the IM3 is around 40 dB for 3-dBm tones due to the harmonic distortion components accumulated by all OTAs (14 in the overall filter) and the larger signals handled in the first biquad; peak gain is around 6 dB for the first stage. We selected the order of the sections based on noise considerations, hence, the structure with larger peak gain and larger bandwidth was placed first. The integrated output-referred noise level is around 85 dBm, leading to a signal-to-noise ratio of 51 dB with IM3 dB (HD3 dB). The clock feedthrough signals due to the master tuning circuit are below 60 dB, mainly due to the careful layout and the guard rings used. Also, the tuning circuit was placed near to the last sections of the filter, which have the lowest corner frequencies.
The filter results are compared with previous realizations in Table II . Although the previously reported topologies have a gain-boosting mechanism, not included in the proposed filter, the additional circuitry requires no more than 20% of the overall filter power. The gain boosting can be implemented by using few additional OTAs [10] . The smallest power consumption of the proposed realization is a result of the use of the complementary differential, the proposed CMFB technique, and the compact automatic tuning system. 
VI. CONCLUSION
A single-stage linearized OTA based on complementary differential pairs has been used for the realization of a high-order OTA-C filter. Due to the absence of low-frequency parasitic poles, the OTA is well situated for very high-frequency applications. The structure is used for low-applications; high-realizations might require cascode output stages. Also, a common-mode phase-compensation scheme that improves the closed-loop stability has been proposed.
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